

CSIM's General Blocks Library





Outline

- History
- Why General Blocks?
- Advantages
- Disadvantages
- Status
- Library Description
- Example simulations





History

- The General Blocks library was developed as a replacement for BONeS (Block Oriented Network Simulator)
 - BONeS was developed at the University of Kansas, and was commercially available from ~1988-1999 (Comdisco/Alta/CADence)
 - BONeS was used by a significant community
 - The General Blocks library was initially developed 1999-2002. Significant enhancements have occurred since, and are ongoing.



Why Use General Blocks?

- Advantages of the General Blocks library
 - Ability to leverage significant residual BONeS expertise, compare known results
 - The block oriented approach (>310 mostly small, simple blocks) enables fine granularity in architecture definition and tracing
 - Extremely flexible; can easily implement new modules that would be more difficult in other model libraries



Advantages

- Sophisticated models for server resources
 - Priority, preemption, round robin
- Popups provide message details for selected blocks
- Extremely flexible mechanism for representing messages (data_structs.txt)
- Minimum need to become involved with C code
- Many built-in statistical models and display mechanisms
- Significant upgrades recently to help accelerate the initial design/debug cycle
- Useful for modeling data-processing systems, or other systems (ex. not signal processing), not covered by DFG modeling methods.



Disadvantages

- Does not inherently separate hardware from software
 - Cannot use DFG Schedulers.
- Can be computationally inefficient for large models (flip side of *flexible*)
- Oriented toward static topologies
- Not specialized for modeling specific kinds of systems.
- General Blocks does not (currently) utilize transfer rates on links



The Phases of Development

Phase 1: Initial Model Development/Debug

 Graphical display can be extremely valuable in facilitating verification and debug

• Phase 2: Data Generation and Analysis

- Usually, data generation (i.e. Monte Carlo) is most effectively completed using automated, non-graphical methods
- Analysis of the collected data usually utilizes graphical methods (plotting, graphing, etc)

• Phase 3: Results presentations/marketing

 Presentations to management/customers can benefit from attractive real-time graphical demos

Careful organization of the model in the beginning will greatly benefit the eventual real-time graphical demos



CSIM: an Open Architecture Tool

- CSIM is based upon a "toolbox" approach
 - "CSIM" is actually the assembly of many independent tools and libraries; it is not a monolithic ("stovepipe") chunk of code
 - The key independent tools/libraries include:
 - CSIM precompiler
 - CSIM kernel library
 - GUI
 - Simview
 - XGraph
 - NumUtils, general_utils
 - The Model Libraries



CSIM: an Open Architecture Tool

- CSIM is based upon a "toolbox" approach
 - CSIM leverages the existence of available applications, tools, utilities and standards
 - Minimizes CSIM-specific development, maintenance and documentation ("avoid re-inventing the wheel")
 - Examples of applications/tools/libraries leveraged
 - Compilers (cc, gcc, etc.)
 - Debuggers (gdb, ddd, etc.)
 - Text editors (vi, emacs, wordpad, textedit, etc.)
 - Libraries (C language, OpenGL, Motif, OTK, etc.)
 - Graphical viewers/editors (xv, gimp, etc.)
 - Data standards (xml, xpm, etc.)



Application

- Typically, the General Blocks Library is used to model and simulate networked computer resources to:
 - Identify points of contention
 - Estimate performance limits or bottlenecks
 - Evaluate processor utilizations
 - Evaluate system latencies
 - etc.
- The types of outputs typically obtained include:
 - Scatter plots, histograms and statistical measures of latency data



Status

- The General Blocks library currently contains more than 310 models in the following groups:
 - * Arithmetic
 - * Comparison
 - * Conversions
 - * Counters
 - * Data Type Operations
 - * Data Structure Access
 - * Delays
 - * Execution Control
 - * File Access
 - * Generators
 - * Logical
 - * Loops

- * Memory
- * Miscellaneous
- * Plot Generation
- * Quantity Shared Resource
- * Queues And Servers
- * Probes
- * Queues
- * Servers
- * Statistics
- * Switches
- * Timers
- * Traffic Generators



Recent Additions

- Additional models are being added to the library
- These new models include:
 - Admin
 - Append_Route_List
 - Append_String
 - Generic_Batcher
 - Generic_UnBatcher
 - LockRealTime
 - Num_to_String
 - PlotLive
 - PortConvert
 - QSR1
 - QSR2
 - Receiver
 - Router
 - Sender
 - Switch_5way



General Blocks Library Devices

New_Models Generic_Batcher Generic_UnBatcher Receiver Sender PlotLive LockRealTime QSR1 QSR2 Switch_5way Vectors VCreate Setup_VElem VLen Access Vector

GVCreate Setup_GVElem GVLen Access_GVector

Traffic_Generators Uniform_PulseTrain Poisson_PulseTrain Enabled_Uniform_PulseTrain Enabled_Poisson_PulseTrain Enabled_PulseTrain Arbitrary_PulseTrain

Timers Start_Timer Set_Alarm Service_Timer Residual_Time Reset_Timer Cancel_Timer Cancel_Alarm Alarm_Active

Switches True N Times

T GT Startup T GE ParamSwitch 4way Switch Real Within Boundaries Rand Switch Param Rand Switch R LT C R LE C R GT C R GE C R EO C MemorySwitch I LT C I LE C I GT C I GE C I EO C Enabled Switch **Bypass**

Statistical WeightedMeanAndVariance Weighted General Moments Throughput Time Average MeanAndVariance Histogram **Global Statistics** General Nth Moment Find Bin Dimensioned Time Average Dimensioned Ensemble Average Construct TimeAverage Stats Construct Dimensioned Stats Batch Timing Batch Statistics Batch Rmin Batch Rmax Batch Mean Average

Server_Resource SR_Server_Utilization_Probe SR_Server_Utilization_Per_Priority_Probe SR_Server_Response_Probe SR_Server_Occupancy_Probe SR_Preempt_Server_Utilization_Probe SR_Preempt_Server_Utilization_Per_Priority_Probe SR_Preempt_Server_Response_Probe SR_Preempt_Server_Occupancy_Probe Set_Resource Set_Resource Set_Preempt_Resource Service_wRoundRobin Service_wPriority_Preemption Service_wPriority

QueuesAndServers FIFOwServers MultipleServers ParallelQueues PQwServers

Queues Simple_LIFO Simple_FIFO FIFOwPriority FIFO_wPeek

QuantityShared_Resource Set_QResource FreeBasic Free ConsumeResourceUnits ChangeCapacity AllocatePriority AllocateParam AllocateBasic Allocate Probes WriteTnow ThroughputDelavProbe ThroughputVsTimeProbe TextualDescriptionProbe SystemLatencyProbe ScatterPlotZ ScatterPlotO ScatterPlot SelectFieldProbe RealvsTimeProbe ProcessTimeLineProbe InsertStatFields HistogramProbeF2 F1 HistogramProbe GenericProbe GenericHyperGraphProbe EventProbe with Comm EventProbe CreateCDFfileInit CreateCDFfileF2 F1 CreateCDFfile BatchStatisticsProbe f2 f1 BatchStatisticsProbe BatchNthMomentProbe f2 f1 BatchNthMomentProbe BatchMeanProbe f2 f1 BatchMeanProbe

Plot_Generation BuildPlot_Ytime BuildPlot_Yonly BuildPlot_Y BuildPlot_XY BuildPlot BuildHistogram Number Generators UserCDF RanGen UniformRangenParam UniformRangen U 0 to 1 RanGen TStop TNow Rconst PoissonRangenParam PoissonRangen N01 Rangen NormalRangen NormalRangenParam IU Parem IU NE C IU MinMax Param IU MinMax IU Iconst GammaRangenParam GammaRangen ExponRanGenParam ExponRanGen BinomialRangenParam BinomialRangen

Miscellaneous TimeBetweenTriggers SystemCall ServiceSetup Print_message PrintEnvelope Print_real Print_int Dijkstra Central_Utilities Ack_Setup

General Blocks Library Devices II

Number Generators UserCDF RanGen UniformRangenParam UniformRangen U 0 to 1 RanGen TStop TNow Rconst PoissonRangenParam PoissonRangen N01 Rangen NormalRangen NormalRangenParam IU Parem IU NE C IU MinMax Param IU MinMax IU Iconst GammaRangenParam GammaRangen ExponRanGenParam ExponRanGen BinomialRangenParam BinomialRangen Miscellaneous TimeBetweenTriggers SystemCall

ServiceSetup

Print message

PrintEnvelope

Central Utilities

Print real

Print int

Dijkstra

Ack Setup

WriteMemory RealLocalMem ReadMemory MultipleBuffers Mem increment Mem decrement LocalMem wCopy LocalMemRef LocalMem IntLocalMemory ActiveReadMemory Loops Real Do Param Real Do Int Do Param Int Do 1 N Int Do 0 Nminus1 Int Do Logical False True Nxor Xor Nor Nand Not Or And Graphical Interface Slider box PromptInt

Memory

Navigate View MPGraph Hilite Box GenericProbePopup ColorController ColorBox Button box File Access WriteInfo Numeric WriteFile String WriteFile Real WriteFile Field WriteFile AppendField WriteFile Int ReadFile String ReadFile Real ReadFile Line ReadFile Int **OpenFileWrite** OpenFileRead **OpenFileAppend** CloseFile **Execution Control** Wrapup Terminate OneWay OnePulse Merge Init Gate Switch Gate Execute in order 4 Execute in order 3 Execute in order Control Signal Generator

PromptFloat

PopUpMessage

Delays FixedProcDelay FixedAbsDelay AbsDelay

Data_Structure_Access TypeSwitch SelectField MakeRealDS InsertTNow InsertMultipleFieldParams InsertMultipleTNow InsertFieldTNow InsertFieldParam InsertField Declare_DS Create_DS Coerce DS

Data_Structure_Operations TypeOf TypeConst TypeCompatible Tequals Split_wDelay Split3 Split Sink Junction Join Copy2 CopyDS_wDelay CopyDS

UpDownCounter SimpleCounter Int Accumulator GlobalCount Counter CircularCounter Accumulator Conversions Truncate Round Int to Real Comparison StringEqualsParam Set Equals R LessThanOrEqual R⁻LessThan R GreaterThanOrEqual R GreaterThan R Equals Odd I LessThanOrEqualE I LessThan I GreaterThanOrEqual I GreaterThan I Equals Even Arithmetic Increment Decrement

I add

I subtract

UpDownCounterChangeValue

Counters

Imult I mult I div I divprotect Imod I mod Tabs Imin Imax Ichs Igain R add R subtract R mult R div R divprotect Rsqrt Rabs Rmin Rmax Rchs Rgain sin X cos X tan X $\ln \bar{X}$ exp X X powr Iconst X powr Y five input expression one input expression R one input expression I Rlimiter Ilimiter Reciprocal General Expression



Library Configuration

- General Blocks based simulations generally utilize several libraries
- All.sim contains the basic elements (devices) of the General Blocks library.
- Library.sim contains information to group the All.sim models into manageable hierarchical groups
- One or more local libraries, containing module level and sometimes device level models, are generally referenced
- The User's simulation model will reference these libraries





General Blocks Files

- Library.sim is used to organize the models into logical groupings for display and access by the CSIM gui
- *All.sim* contains the detailed implementation code for all of the models in the library
- data_structs.txt contains the definitions for all compound data structures (message definitions) that will be used in simulation
- All simulations will require an All.sim and a data_structs.txt; Library.sim is optional (although very useful).
- CSIM will provide additional object files.



Starting A New Model

- To Start a new General-Blocks model:
 - 1 Include reference to GenBlocks model library
 - File / Import by Reference
 - \$CSIM_MODEL_LIBS/general_blocks/Library.sim
 - 2 Begin drawing block diagrams
- The main file to include is *Library.sim*
 - Lists and categorizes all models
 - Includes All.sim
- The All.sim file contains all the block models



Excerpts from Library.sim

%include \$CSIM ROOT/model libs/general blocks/All.sim <DEFINE LIBRARY> Counters <MODEL> UpDownCounterChangeValue </MODEL> <MODEL> UpDownCounter </MODEL> <MODEL> SimpleCounter </MODEL><MODEL> Int Accumulator </MODEL> <MODEL> GlobalCount </MODEL> <MODEL> Counter </MODEL> <MODEL> CircularCounter </MODEL> <MODEL> Accumulator </MODEL> </DEFINE LIBRARY> <DEFINE LIBRARY> Conversions <MODEL> Truncate </MODEL> • <MODEL> Round </MODEL> <MODEL> Int to Real </MODEL> </DEFINE LIBRARY> <DEFINE LIBRARY> Comparison <MODEL> StringEqualsParam </MODEL> <MODEL> Set Equals </MODEL> <MODEL> R Less ThanOrEqual </MODEL> <MODEL> R LessThan </MODEL> <MODEL> R GreaterThanOrEgual </MODEL> <MODEL> R GreaterThan </MODEL> <MODEL> R Equals </MODEL> <MODEL> Odd </MODEL> <MODEL> I LessThanOrEqualE </MODEL> <MODEL> | LessThan </MODEL> <MODEL> | GreaterThanOrEqual </MODEL> <MODEL> | GreaterThan </MODEL> . <MODEL> | Equals </MODEL> <MODEL> Even </MODEL> • </DEFINE LIBRARY>

·<DEFINE LIBRARY> Plot Generation · <MODEL > BuildPlot Ytime </MODEL> · <MODEL> BuildPlot Yonly </MODEL> \cdot <MODEL> BuildPlot Y </MODEL> · <MODEL> BuildPlot XY </MODEL> · <MODEL> BuildPlot </MODEL> · <MODEL> BuildHistogram </MODEL> ·</DEFINE LIBRARY> ·<DEFINE LIBRARY> Number Generators · <MODEL> UserCDF RanGen </MODEL> · <MODEL> UniformRangenParam </MODEL> · <MODEL> UniformRangen </MODEL> · <MODEL> U 0 to 1 RanGen </MODEL> \cdot <MODEL> TStop </MODEL> · <MODEL> TNow </MODEL> \cdot <MODEL> Rconst </MODEL> · <MODEL> PoissonRangenParam </MODEL> · <MODEL> PoissonRangen </MODEL> · <MODEL> N01 Rangen </MODEL> · <MODEL> NormalRangen </MODEL> · <MODEL> NormalRangenParam </MODEL> · <MODEL> IU Parem </MODEL> \cdot <MODEL> IU NE C </MODEL> · <MODEL> IU Min Max Param </MODEL> · <MODEL> IU MinMax </MODEL> · <MODEL> IU </MODEL> · <MODEL> Iconst </MODEL> · <MODEL> GammaRangenParam </MODEL> · <MODEL> GammaRangen </MODEL> · <MODEL> ExponRanGenParam </MODEL> <MODEL> ExponRanGen </MODEL> · <MODEL> BinomialRangenParam </MODEL> · <MODEL> BinomialRangen </MODEL> ·</DEFINE LIBRARY>



Example Model from All.sim

DEFINE_DEVICE_TYPE: R_add

```
PORT LIST( in1, in2, out );
DOCUMENTATION:
/* The model adds the value of in1 and in2
                                                 */
                                                 */
/* Input Ports
/* in1 Data Type: REAL
                                                 */
                                                 */
      Data Type: REAL
/* in2
                                                 */
/* Output Ports
                                                 */
/* out Data Type: REAL
                                                 */
/* Parameters( none )
END DOCUMENTATION.
DEFAULT ICON( $CSIM MODEL LIBS/general blocks/lcons/2 1.ppm );
DEFINE THREAD: start up`
Ł
Envelope *a, *b;
float x, y;
         in len;
while (1)
 {
 RECEIVE( "in1", &a, &len );
 x = consume real(a);
 RECEIVE( "in2", &b, &len );
 y = consume real(b);
 x = x + y;
 a = make real envelope(x);
 SEND( "out", a, 1);
 }
END DEFINE THREAD.
```



General Blocks Messages

- Data structures are used to represent messages.
- In the General Blocks Library, there can be several types of messages
 - "Simple" data structures definitions are built-in
 - Int, real, string
 - Compound data structures are defined by the user in the data_structs.txt file
 - Assemblies of simple data structures
- Typically, data structures contain several fields:
 - Some may contain information about the message, i.e. message size, message priority, message creation time
 - Others may be used to hold information about the system state, probe data, calculation results, etc.
- Some General Blocks "devices" (i.e. Built-in models) operate with compound data structures
 - Others require specific simple data structures
- User models may require specific compound data structures



Example data_structs.txt

<DEFINE_DATA_STRUCTURES>

```
struct Throughput_Delay_DS
{
  real Mean_Delay=0
  real Var_Delay=0
  real Mean_Throughput=0
  real Var_Throughput=0
  int Nsamples
}
```

```
struct Basic_Statistic
{ real mean
  real variance
  real min
  real max
  int Nsamples=0
}
```

```
struct Timing_Packet
{ real Time_Created
    real Intermediate_Time
    real Time_Finished
    int Length
    int Type
}
```

struct Event_Data
{ real EVENT_START_TIME=0
 int EVENT_SEQUENCE_NUMBER=0
 int EVENT_TYPE_PARAMS_INDEX=0
 real PREV_LINKED_EVENT_START_TIME=0
 int PREV_LINKED_EVENT_SEQ_NUMBER=0
 int SOFT_RESET_COMMAND=0
 real EVENT_LENGTH_X_100_NSEC=1000
}

struct Application_Message_Transaction_DS
{ int Application_Message_Type_Code=0
 int Application_Message_Sequence_Number=0
 int Application_Message_Destination=0
 int Application_Message_Destination=0
 int Application_Message_Priority=0
 real Application_Message_Create_Time=0
 real Application_Message_Start_XMIT_Time=0
 real Application_Message_Complete_XMIT_Time=0
 real Application_Message_RCV_Complete_Time=0
 real Application_Message_Destination_Time=0
 real Application_Message_User_Data
 gvec My_Vector_Data
}

</DEFINE_DATA_STRUCTURES>



Example of Message Flows

 The compound data structure used here is:

<DEFINE_DATA_STRUCTURES>

struct CompuSys { char MsgType=Heartbeat char StackACK char ACK=NoACK int NUMBER int MsgLENGTH int PRIORITY real CREATED real COMPLETED real MEAN real EARLIEST real LATEST real INTERMEDIATE

</DEFINE_DATA_STRUCTURES>





Data Structures Approach

- The Data_Type_Container (Envelope) is the atomic component of data structures for the general blocks library
- Compound data structures are built from linked lists of Envelopes
- Organization of an Envelope:

kind						
nl						
n2						
*data						
*variable_name						
*type_name						
*next						
*child						
ref_count						

struct Data_Type_Container

```
{
int kind, n1, n2; /* Type and dimension(s). */
void *data;
char *variable_name, *type_name;
struct Data_Type_Container *next, *child;
int ref_count;
} *DATA_STRUCTURE_DEFINITIONS=0;
```

typedef struct Data_Type_Container Envelope;



Copying Messages

- There are two methods for copying (splitting) messages (data structures)
 - Pass a pointer (very fast)
 - Make a deep copy of the data structure (can be slow)
- Different models use one or the other approach (i.e. Junction uses pointers, Copy_DS makes a deep copy)
- Deep copying may be required if both copies of the DS will be modified
- Pointer copying may be used if the copy is only being used as a trigger (for example)



Resources, Servers and Probes



ResourceID = CPU1

- The properties of a Resource (i.e. CPU) are defined using a Set_Resource device
- Many (i.e. hundreds) of Servers (i.e. Service_wPriority_Preemption) may be mapped to a single Resource
- An individual Server is often used to represent the execution of a particular piece of software
- The correlation between resources, servers and probes is set by the ResourceID attribute

- Up to four Probes (as shown) may be attached to a given Resource
- The Utilization probes output two files:
 - Batched and global utilization
- The other probes each output four files:
 - Batched and global average
 - Batched and global peak



Examples

- "Histogram testcase"
 - Objective:
 - Need to run many Monte Carlo iterations of a simulation
 - Need to collect latency statistics (min, mean and max) for four point pairs (12 data points per iteration)
 - Need to identify the global min, mean and max for each
 - Need a histogram of the complete data set for one of the point pairs
 - Need to generate all required output fully automatically
 - Approach:
 - Use the Iterator to run iterations and collect min, mean and max
 - Use a separate "simulation" to (redundantly) collect min, mean and max
 - Use another separate "simulation" to assemble a global histogram
 - Tie together with several scripts
 - Demonstrate some "unusual" applications of a CSIM model



Block Diagram of "hist_test"



Using General Blocks as a Visual Programming Environment



 This CSIM "model" reads four files (scatter plot data), calculates the min, mean and max values for each, and appends the results onto other files.





- For the fastest simulation turnaround:
 - Run nongraphically
 - Compile with optimization
 - Execute from the local /tmp directory
 - Direct stdout and stderr into a file
 - Run from the fastest machine available



- Graphical simulations will run slower than nongraphical
- A running graphical simulation will run faster
 - while animation is turned off
 - By increasing the time display increment (slightly)
 - By directing terminal output to a file (stdout & stderr)
- You can build a faster graphical simulation
 - By turning off debugging (removing -g from gcc cmd)
 - By turning on optimization (adding -O3 to gcc cmd)
 - By copying all files to the local /tmp directory and executing there



- Efficient simulations are always faster than inefficient simulations
 - Build times are proportional to the number of devices (boxes)
 - Simulation time is proportional to the number of device-events
 - Extraneous devices, inefficiently implemented models, etc. slow things down proportionately



Router Model

- Router has 16 bidirectional ports
 - Flexible specification of routing rules, i.e.
 - route_ $24_50_20 = p5$
 - route_24_50_20_7 = p1
 - route_DEFAULT = p2
 - route_3_2_1_1_0_3_7up = p1
 - route_cabinet2_card3_cpu4 = p4
 - route_24_50_F = p3
- Supports multicast publish, subscribe
 - multi_w_x_y_z = $p1_p2_p3_p4$
- Supports dynamic subscribe/unsubscribe
 - subscribe_24_50_20_6 = p6_p8
 - unsubscribe_24_50_20_1 = p13_p14



Admin Model

- The Admin is a scheduler, oriented to networked environments
- Operation:
 - A message, containing a task name, is sent to the Admin to request initiation of the task. The "tasks" are typically comparable to a sequence diagram.
 - The admin uses the specified algorithm (four are supported) to assign the task to a processor. It updates its status table.
 - The admin sends a message to the assigned processor to start a task of the specified type
 - The processor interprets the message and starts the task.
 - At the completion of a task, the processor sends a message to the Admin to report the task completion.
 - The Admin updates its status table.



Admin Task Assignment

- A file (task_table.dat) defines:
 - Task names, processor names, scheduling algorithms and maximum task loading for each processor
- An example task table:

		CPU1	CPU2	CPU3	CPU4	CPU5	CPU6
tsk1	fill_u	8	7	0	0	7	8
tsk2	fill_d	5	0	0	0	0	5
tsk3	u_task	3	0	4	4	0	3
tsk4	u_all	5	2	6	6	2	5



Sender/Receiver

- The Sender and Receiver models use named synchrons to "wirelessly" send data structures between points
- One to one, one to many, many to one and many to many configurations can be supported
- Typically used to distribute control signals, alarms and triggers