


# CSIM's General Blocks Library

# Outline

- History
- Why General Blocks?
- Advantages
- Disadvantages
- Status
- Library Description
- Example simulations



# History

---

- The General Blocks library was developed as a replacement for BONEs (Block Oriented Network Simulator)
  - BONEs was developed at the University of Kansas, and was commercially available from ~1988-1999 (Comdisco/Alta/CADence)
  - BONEs was used by a significant community
  - The General Blocks library was initially developed 1999-2002. Significant enhancements have occurred since, and are ongoing.

# Why Use General Blocks?

---

- Advantages of the General Blocks library
  - Ability to leverage significant residual BONEs expertise, compare known results
  - The block oriented approach (>310 mostly small, simple blocks) enables fine granularity in architecture definition and tracing
  - Extremely flexible; can easily implement new modules that would be more difficult in other model libraries

# Advantages

---

- Sophisticated models for server resources
  - Priority, preemption, round robin
- Popups provide message details for selected blocks
- Extremely flexible mechanism for representing messages (data\_structs.txt)
- Minimum need to become involved with C code
- Many built-in statistical models and display mechanisms
- Significant upgrades recently to help accelerate the initial design/debug cycle
- Useful for modeling data-processing systems, or other systems (ex. not signal processing), not covered by DFG modeling methods.

# Disadvantages

---

- Does not inherently separate hardware from software
  - Cannot use DFG Schedulers.
- Can be computationally inefficient for large models (flip side of *flexible*)
- Oriented toward static topologies
- Not specialized for modeling specific kinds of systems.
- General Blocks does not (currently) utilize transfer rates on links

# The Phases of Development

- **Phase 1: Initial Model Development/Debug**
  - Graphical display can be extremely valuable in facilitating verification and debug
- **Phase 2: Data Generation and Analysis**
  - Usually, data generation (i.e. Monte Carlo) is most effectively completed using automated, non-graphical methods
  - Analysis of the collected data usually utilizes graphical methods (plotting, graphing, etc)
- **Phase 3: Results presentations/marketing**
  - Presentations to management/customers can benefit from attractive real-time graphical demos

*Careful organization of the model in the beginning will greatly benefit the eventual real-time graphical demos*

# CSIM: an Open Architecture Tool

---

- CSIM is based upon a “toolbox” approach
  - “CSIM” is actually the assembly of many independent tools and libraries; it is not a monolithic (“stovepipe”) chunk of code
  - The key independent tools/libraries include:
    - CSIM precompiler
    - CSIM kernel library
    - GUI
    - Simview
    - XGraph
    - NumUtils, general\_utils
    - The Model Libraries



# CSIM: an Open Architecture Tool

---

- CSIM is based upon a “toolbox” approach
  - CSIM leverages the existence of available applications, tools, utilities and standards
    - Minimizes CSIM-specific development, maintenance and documentation (“avoid re-inventing the wheel”)
    - Examples of applications/tools/libraries leveraged
      - Compilers (cc, gcc, etc.)
      - Debuggers (gdb, ddd, etc.)
      - Text editors (vi, emacs, wordpad, textedit, etc.)
      - Libraries (C language, OpenGL, Motif, OTK, etc.)
      - Graphical viewers/editors (xv, gimp, etc.)
      - Data standards (xml, xpm, etc.)

# Application

---

- Typically, the General Blocks Library is used to model and simulate networked computer resources to:
  - Identify points of contention
  - Estimate performance limits or bottlenecks
  - Evaluate processor utilizations
  - Evaluate system latencies
  - etc.
- The types of outputs typically obtained include:
  - Scatter plots, histograms and statistical measures of latency data

# Status

- The General Blocks library currently contains more than 310 models in the following groups:
  - \* Arithmetic
  - \* Comparison
  - \* Conversions
  - \* Counters
  - \* Data Type Operations
  - \* Data Structure Access
  - \* Delays
  - \* Execution Control
  - \* File Access
  - \* Generators
  - \* Logical
  - \* Loops
  - \* Memory
  - \* Miscellaneous
  - \* Plot Generation
  - \* Quantity Shared Resource
  - \* Queues And Servers
  - \* Probes
  - \* Queues
  - \* Servers
  - \* Statistics
  - \* Switches
  - \* Timers
  - \* Traffic Generators

# Recent Additions

---

- Additional models are being added to the library
- These new models include:
  - Admin
  - Append\_Route\_List
  - Append\_String
  - Generic\_Batcher
  - Generic\_UnBatcher
  - LockRealTime
  - Num\_to\_String
  - PlotLive
  - PortConvert
  - QSR1
  - QSR2
  - Receiver
  - Router
  - Sender
  - Switch\_5way

# General Blocks Library Devices


New_Models	T_GT_Startup	Server_Resource	Probes	Number_Generators
Generic_Batcher	T_GE_ParamSwitch_4way	SR_Server_Utilization_Probe	WriteTnow	UserCDF_RanGen
Generic_UnBatcher	Switch	SR_Server_Utilization_Per_Priority_Probe	ThroughputDelayProbe	UniformRangenParam
Receiver	Real_Within_Boundaries	SR_Server_Response_Probe	ThroughputVsTimeProbe	UniformRangen
Sender	Rand_Switch_Param	SR_Server_Occupancy_Probe	TextualDescriptionProbe	U_0_to_1_RanGen
PlotLive	Rand_Switch	SR_Preempt_Server_Utilization_Probe	SystemLatencyProbe	TStop
LockRealTime	R_LT_C	SR_Preempt_Server_Utilization_Per_Priority_Probe	ScatterPlotZ	TNow
QSR1	R_LE_C	SR_Preempt_Server_Response_Probe	ScatterPlotQ	Rconst
QSR2	R_GT_C	SR_Preempt_Server_Occupancy_Probe	ScatterPlot	PoissonRangenParam
Switch_5way	R_GE_C	Set_Resource	SelectFieldProbe	PoissonRangen
	R_EQ_C	Set_Preempt_Resource	RealvsTimeProbe	N01_Rangen
Vectors	MemorySwitch	Service_wRoundRobin	ProcessTimeLineProbe	NormalRangen
VCreate	I_LT_C	Service_wPriority_Preemption	InsertStatFields	NormalRangenParam
Setup_VElem	I_LE_C	Service_wPriority	HistogramProbeF2_F1	IU_Parem
VLen	I_GT_C		HistogramProbe	IU_NE_C
Access_Vector	I_GE_C	QueuesAndServers	GenericProbe	IU_MinMax_Param
GVCreate	I_EQ_C	FIFOwServers	GenericHyperGraphProbe	IU_MinMax
Setup_GVElem	I_EQ_Switch	MultipleServers	EventProbe_with_Comm	IU
GVLen	Bypass	ParallelQueues	EventProbe	Iconst
Access_GVector		PQwServers	CreateCDFfileInit	GammaRangenParam
			CreateCDFfileF2_F1	GammaRangen
Traffic_Generators	Statistical		CreateCDFfile	ExponRanGenParam
Uniform_PulseTrain	WeightedMeanAndVariance	Queues	BatchStatisticsProbe_f2_f1	ExponRanGen
Poisson_PulseTrain	Weighted_General_Moments	Simple_LIFO	BatchStatisticsProbe	BinomialRangenParam
Enabled_Uniform_PulseTrain	Throughput	Simple_FIFO	BatchNthMomentProbe_f2_f1	BinomialRangen
Enabled_Poisson_PulseTrain	Time_Average	FIFOwPriority	BatchNthMomentProbe	
Enabled_PulseTrain	MeanAndVariance	FIFO_wPeek	BatchMeanProbe_f2_f1	
Arbitrary_PulseTrain	Histogram		BatchMeanProbe	Miscellaneous
	Global_Statistics	QuantityShared_Resource		TimeBetweenTriggers
Timers	General_Nth_Moment	Set_QResource	Plot_Generation	SystemCall
Start_Timer	Find_Bin	FreeBasic	BuildPlot_Ytime	ServiceSetup
Set_Alarm	Dimensioned_Time_Average	Free	BuildPlot_Yonly	Print_message
Service_Timer	Dimensioned_Ensemble_Average	ConsumeResourceUnits	BuildPlot_Y	PrintEnvelope
Residual_Time	Construct_TimeAverage_Stats	ChangeCapacity	BuildPlot_XY	Print_real
Reset_Timer	Construct_Dimensioned_Stats	AllocatePriority	BuildPlot	Print_int
Cancel_Timer	Batch_Timing	AllocateParam	BuildHistogram	Dijkstra
Cancel_Alarm	Batch_Statistics	AllocateBasic		Central_Uilities
Alarm_Active	Batch_Rmin	Allocate		Ack_Setup
	Batch_Rmax			
Switches	Batch_Mean			
True_N_Times	Average			

# General Blocks Library Devices II

Number_Generators	Memory	PromptFloat	Delays	Counters	Imult
UserCDF_RanGen	WriteMemory	PopUpMessage	FixedProcDelay	UpDownCounterChangeValue	I_mult
UniformRangenParam	RealLocalMem	Navigate_View	FixedAbsDelay	UpDownCounter	I_div
UniformRangen	ReadMemory	MPGraph	AbsDelay	SimpleCounter	I_divprotect
U_0_to_1_RanGen	MultipleBuffers	Hilite_Box	Data_Structure_Access	Int_Accumulator	Imod
TStop	Mem_increment	GenericProbePopup	TypeSwitch	GlobalCount	I_mod
TNow	Mem_decrement	ColorController	SelectField	Counter	Iabs
Rconst	LocalMem_wCopy	ColorBox	MakeRealDS	CircularCounter	Imin
PoissonRangenParam	LocalMemRef	Button_box	InsertTNow	Accumulator	Imax
PoissonRangen	LocalMem	File_Access	InsertMultipleFieldParams	Conversions	Ichs
N01_Rangen	IntLocalMemory	WriteInfo_Numeric	InsertMultipleTNow	Truncate	Igain
NormalRangen	ActiveReadMemory	WriteFile_String	InsertFieldTNow	Round	R_add
NormalRangenParam	Loops	WriteFile_Real	InsertFieldParam	Int_to_Real	R_subtract
IU_Parem	Real_Do_Param	WriteFile_Field	InsertField	Comparison	R_mult
IU_NE_C	Real_Do	WriteFile_AppendField	Declare_DS	StringEqualsParam	R_div
IU_MinMax_Param	Int_Do_Param	WriteFile_Int	Create_DS	Set_Equals	R_divprotect
IU_MinMax	Int_Do_1_N	ReadFile_String	Coerce_DS	R_LessThanOrEqual	Rsqr
IU	Int_Do_0_Nminus1	ReadFile_Real	Data_Structure_Operations	R_LessThan	Rabs
Iconst	Int_Do	ReadFile_Line	TypeOf	R_GreaterThanOrEqual	Rmin
GammaRangenParam	Logical	ReadFile_Int	TypeConst	R_GreaterThan	Rmax
GammaRangen	False	OpenFileWrite	TypeCompatible	R_Equals	Rchs
ExponRanGenParam	True	OpenFileRead	Tequals	Odd	Rgain
ExponRanGen	Nxor	OpenFileAppend	Split_wDelay	I_LessThanOrEqualE	sin_X
BinomialRangenParam	Xor	CloseFile	Split3	I_LessThan	cos_X
BinomialRangen	Nor	Execution_Control	Split	I_GreaterThanOrEqual	tan_X
Miscellaneous	Nand	Wrapup	Sink	I_GreaterThan	ln_X
TimeBetweenTriggers	Not	Terminate	Junction	I_Equals	exp_X
SystemCall	Or	OneWay	Join	Even	X_powr_Iconst
ServiceSetup	And	OnePulse	Copy2	Arithmetic	X_powr_Y
Print_message	Graphical_Interface	Merge	CopyDS_wDelay	Increment	five_input_expression
PrintEnvelope	Slider_box	Init	CopyDS	Decrement	one_input_expression_R
Print_real	PromptInt	Gate_Switch	Gate	I_add	one_input_expression_I
Print_int		Gate	Execute_in_order_4	I_subtract	RLimiter
Dijkstra		Execute_in_order_3	Execute_in_order		ILimiter
Central_Uilities		Control_Signal_Generator			Reciprocal
Ack_Setup					General_Expression

# Library Configuration

- General Blocks based simulations generally utilize several libraries
- All.sim contains the basic elements (devices) of the General Blocks library.
- Library.sim contains information to group the All.sim models into manageable hierarchical groups
- One or more local libraries, containing module level and sometimes device level models, are generally referenced
- The User's simulation model will reference these libraries



# General Blocks Files

---

- *Library.sim* is used to organize the models into logical groupings for display and access by the CSIM gui
- *All.sim* contains the detailed implementation code for all of the models in the library
- *data\_structs.txt* contains the definitions for all compound data structures (message definitions) that will be used in simulation
- All simulations will require an *All.sim* and a *data\_structs.txt*; *Library.sim* is optional (although very useful).
- CSIM will provide additional object files.



# Starting A New Model

- To Start a new General-Blocks model:
  - 1 Include reference to GenBlocks model library
    - *File / Import by Reference*
    - *\$CSIM\_MODEL\_LIBS/general\_blocks/Library.sim*
  - 2 Begin drawing block diagrams
- The main file to include is *Library.sim*
  - Lists and categorizes all models
  - Includes *All.sim*
  -
- The *All.sim* file contains all the block models

# Excerpts from Library.sim

```

· %include $CSIM_ROOT/model_libs/general_blocks/All.sim
·
·
· <DEFINE_LIBRARY> Counters
·   <MODEL> UpDownCounterChangeValue </MODEL>
·   <MODEL> UpDownCounter           </MODEL>
·   <MODEL> SimpleCounter            </MODEL>
·   <MODEL> Int_Accumulator           </MODEL>
·   <MODEL> GlobalCount               </MODEL>
·   <MODEL> Counter                  </MODEL>
·   <MODEL> CircularCounter           </MODEL>
·   <MODEL> Accumulator               </MODEL>
· </DEFINE_LIBRARY>
·
· <DEFINE_LIBRARY> Conversions
·   <MODEL> Truncate                  </MODEL>
·   <MODEL> Round                    </MODEL>
·   <MODEL> Int_to_Real               </MODEL>
· </DEFINE_LIBRARY>
·
· <DEFINE_LIBRARY> Comparison
·   <MODEL> StringEqualsParam         </MODEL>
·   <MODEL> Set_Equals                </MODEL>
·   <MODEL> R_LessThanOrEqual         </MODEL>
·   <MODEL> R_LessThan                </MODEL>
·   <MODEL> R_GreaterThanOrEqual      </MODEL>
·   <MODEL> R_GreaterThan             </MODEL>
·   <MODEL> R_Equals                  </MODEL>
·   <MODEL> Odd                       </MODEL>
·   <MODEL> I_LessThanOrEqualE        </MODEL>
·   <MODEL> I_LessThan                </MODEL>
·   <MODEL> I_GreaterThanOrEqual      </MODEL>
·   <MODEL> I_GreaterThan             </MODEL>
·   <MODEL> I_Equals                  </MODEL>
·   <MODEL> Even                      </MODEL>
· </DEFINE_LIBRARY>
·
· <DEFINE_LIBRARY> Plot_Generation
·   <MODEL> BuildPlot_Ytime           </MODEL>
·   <MODEL> BuildPlot_Yonly          </MODEL>
·   <MODEL> BuildPlot_Y               </MODEL>
·   <MODEL> BuildPlot_XY              </MODEL>
·   <MODEL> BuildPlot                 </MODEL>
·   <MODEL> BuildHistogram            </MODEL>
· </DEFINE_LIBRARY>
·
· <DEFINE_LIBRARY> Number_Generators
·   <MODEL> UserCDF_RanGen             </MODEL>
·   <MODEL> UniformRangenParam        </MODEL>
·   <MODEL> UniformRangen             </MODEL>
·   <MODEL> U_0_to_1_RanGen           </MODEL>
·   <MODEL> TStop                     </MODEL>
·   <MODEL> TNow                      </MODEL>
·   <MODEL> Rconst                    </MODEL>
·   <MODEL> PoissonRangenParam        </MODEL>
·   <MODEL> PoissonRangen             </MODEL>
·   <MODEL> N01_Rangen                </MODEL>
·   <MODEL> NormalRangen              </MODEL>
·   <MODEL> NormalRangenParam         </MODEL>
·   <MODEL> IU_Parem                  </MODEL>
·   <MODEL> IU_NE_C                   </MODEL>
·   <MODEL> IU_MinMax_Param           </MODEL>
·   <MODEL> IU_MinMax                 </MODEL>
·   <MODEL> IU                        </MODEL>
·   <MODEL> Iconst                    </MODEL>
·   <MODEL> GammaRangenParam          </MODEL>
·   <MODEL> GammaRangen               </MODEL>
·   <MODEL> ExponRanGenParam          </MODEL>
·   <MODEL> ExponRanGen               </MODEL>
·   <MODEL> BinomialRangenParam       </MODEL>
·   <MODEL> BinomialRangen           </MODEL>
· </DEFINE_LIBRARY>

```

# Example Model from All.sim

```

DEFINE_DEVICE_TYPE: R_add
PORT_LIST( in1, in2, out );
DOCUMENTATION:
/*****/
/* The model adds the value of in1 and in2 */
/* Input Ports */
/* in1 Data Type: REAL */
/* in2 Data Type: REAL */
/* Output Ports */
/* out Data Type: REAL */
/* Parameters( none ) */
/*****/
END_DOCUMENTATION.
DEFAULT_ICON( $CSIM_MODEL_LIBS/general_blocks/icons/2_1.ppm );

DEFINE_THREAD: start_up`
{
Envelope *a, *b;
float x, y; in len;

while (1)
{
RECEIVE( "in1", &a, &len );
x = consume_real(a);
RECEIVE( "in2", &b, &len );
y = consume_real(b);
x = x + y;
a = make_real_envelope( x );
SEND( "out", a, 1 );
}
}
END_DEFINE_THREAD.

END_DEFINE_DEVICE_TYPE.

```

# General Blocks Messages

- Data structures are used to represent messages.
- In the General Blocks Library, there can be several types of messages
  - “Simple” data structures definitions are built-in
    - Int, real, string
  - Compound data structures are defined by the user in the ***data\_structs.txt*** file
    - Assemblies of simple data structures
- Typically, data structures contain several fields:
  - Some may contain information about the message, i.e. message size, message priority, message creation time
  - Others may be used to hold information about the system state, probe data, calculation results, etc.
- Some General Blocks “devices” (i.e. Built-in models) operate with compound data structures
  - Others require specific simple data structures
- User models may require specific compound data structures

# Example *data\_structs.txt*

```
<DEFINE_DATA_STRUCTURES>
```

```
struct Throughput_Delay_DS
{
  real Mean_Delay=0
  real Var_Delay=0
  real Mean_Throughput=0
  real Var_Throughput=0
  int Nsamples
}
```

```
struct Basic_Statistic
{ real mean
  real variance
  real min
  real max
  int Nsamples=0
}
```

```
struct Timing_Packet
{ real Time_Created
  real Intermediate_Time
  real Time_Finished
  int Length
  int Type
}
```

```
struct Event_Data
{ real EVENT_START_TIME=0
  int EVENT_SEQUENCE_NUMBER=0
  int EVENT_TYPE_PARAMS_INDEX=0
  real PREV_LINKED_EVENT_START_TIME=0
  int PREV_LINKED_EVENT_SEQ_NUMBER=0
  int SOFT_RESET_COMMAND=0
  real EVENT_LENGTH_X_100_NSEC=1000
}
```

```
struct Application_Message_Transaction_DS
{ int Application_Message_Type_Code=0
  int Application_Message_Sequence_Number=0
  int Application_Message_Source=0
  int Application_Message_Destination=0
  int Application_Message_Size_Bytes=10
  int Application_Message_Priority=0
  real Application_Message_Create_Time=0
  real Application_Message_Start_XMIT_Time=0
  real Application_Message_Complete_XMIT_Time=0
  real Application_Message_RCV_Complete_Time=0
  real Application_Message_Destination_Time=0
  Event_Data Application_Message_User_Data
  gvec My_Vector_Data
}
```

```
</DEFINE_DATA_STRUCTURES>
```

# Example of Message Flows


- The compound data structure used here is:

<DEFINE\_DATA\_STRUCTURES>

```
struct CompuSys
```

```
{
char MsgType=Heartbeat
char StackACK
char ACK=NoACK
int NUMBER
int MsgLENGTH
int PRIORITY
real CREATED
real COMPLETED
real MEAN
real EARLIEST
real LATEST
real INTERMEDIATE
}
```

</DEFINE\_DATA\_STRUCTURES>



# Data Structures Approach

- The Data\_Type\_Container (Envelope) is the atomic component of data structures for the general blocks library
- Compound data structures are built from linked lists of Envelopes
- Organization of an Envelope:

kind
n1
n2
*data
*variable_name
*type_name
*next
*child
ref_count

```
struct Data_Type_Container
{
    int  kind, n1, n2;      /* Type and dimension(s). */
    void *data;
    char *variable_name, *type_name;
    struct Data_Type_Container *next, *child;
    int ref_count;
} *DATA_STRUCTURE_DEFINITIONS=0;
```

```
typedef struct Data_Type_Container Envelope;
```


# Copying Messages

---

- There are two methods for copying (splitting) messages (data structures)
  - Pass a pointer (very fast)
  - Make a deep copy of the data structure (can be slow)
- Different models use one or the other approach (i.e. Junction uses pointers, Copy\_DS makes a deep copy)
- Deep copying may be required if both copies of the DS will be modified
- Pointer copying may be used if the copy is only being used as a trigger (for example)



# Resources, Servers and Probes




- The properties of a Resource (i.e. CPU) are defined using a Set\_Resource device
- Many (i.e. hundreds) of Servers (i.e. Service\_wPriority\_Preemption) may be mapped to a single Resource
- An individual Server is often used to represent the execution of a particular piece of software
- The correlation between resources, servers and probes is set by the ResourceID attribute
- Up to four Probes (as shown) may be attached to a given Resource
- The Utilization probes output two files:
  - Batched and global utilization
- The other probes each output four files:
  - Batched and global average
  - Batched and global peak

# Examples

---

- “Histogram testcase”
  - Objective:
    - Need to run many Monte Carlo iterations of a simulation
    - Need to collect latency statistics (min, mean and max) for four point pairs (12 data points per iteration)
    - Need to identify the global min, mean and max for each
    - Need a histogram of the complete data set for one of the point pairs
    - Need to generate all required output fully automatically
  - Approach:
    - Use the Iterator to run iterations and collect min, mean and max
    - Use a separate “simulation” to (redundantly) collect min, mean and max
    - Use another separate “simulation” to assemble a global histogram
    - Tie together with several scripts
    - Demonstrate some “unusual” applications of a CSIM model


# Block Diagram of "hist\_test"



# Using General Blocks as a Visual Programming Environment



- This CSIM “model” reads four files (scatter plot data), calculates the min, mean and max values for each, and appends the results onto other files.



# Running Simulations Faster (Summary)

- For the fastest simulation turnaround:
  - Run nongraphically
  - Compile with optimization
  - Execute from the local /tmp directory
  - Direct stdout and stderr into a file
  - Run from the fastest machine available

# Running Simulations Faster (Details)

- Graphical simulations will run slower than nongraphical
- A running graphical simulation will run faster
  - while animation is turned off
  - By increasing the time display increment (slightly)
  - By directing terminal output to a file (stdout & stderr)
- You can build a faster graphical simulation
  - By turning off debugging (removing -g from gcc cmd)
  - By turning on optimization (adding -O3 to gcc cmd)
  - By copying all files to the local /tmp directory and executing there

# Running Simulations Faster (Details)

- Efficient simulations are always faster than inefficient simulations
  - Build times are proportional to the number of devices (boxes)
  - Simulation time is proportional to the number of device-events
  - Extraneous devices, inefficiently implemented models, etc. slow things down proportionately

# Router Model

- Router has 16 bidirectional ports
  - Flexible specification of routing rules, i.e.
    - route\_24\_50\_20 = p5
    - route\_24\_50\_20\_7 = p1
    - route\_DEFAULT = p2
    - route\_3\_2\_1\_1\_0\_3\_7up = p1
    - route\_cabinet2\_card3\_cpu4 = p4
    - route\_24\_50\_F = p3
- Supports multicast publish, subscribe
  - multi\_w\_x\_y\_z = p1\_p2\_p3\_p4
- Supports dynamic subscribe/unsubscribe
  - subscribe\_24\_50\_20\_6 = p6\_p8
  - unsubscribe\_24\_50\_20\_1 = p13\_p14



# Admin Model

---

- The Admin is a scheduler, oriented to networked environments
- Operation:
  - A message, containing a task name, is sent to the Admin to request initiation of the task. The “tasks” are typically comparable to a sequence diagram.
  - The admin uses the specified algorithm (four are supported) to assign the task to a processor. It updates its status table.
  - The admin sends a message to the assigned processor to start a task of the specified type
  - The processor interprets the message and starts the task.
  - At the completion of a task, the processor sends a message to the Admin to report the task completion.
  - The Admin updates its status table.

# Admin Task Assignment

- A file (task\_table.dat) defines:
  - Task names, processor names, scheduling algorithms and maximum task loading for each processor
- An example task table:

		CPU1	CPU2	CPU3	CPU4	CPU5	CPU6
tsk1	fill_u	8	7	0	0	7	8
tsk2	fill_d	5	0	0	0	0	5
tsk3	u_task	3	0	4	4	0	3
tsk4	u_all	5	2	6	6	2	5

# Sender/Receiver

---

- The Sender and Receiver models use named synchronons to “wirelessly” send data structures between points
- One to one, one to many, many to one and many to many configurations can be supported
- Typically used to distribute control signals, alarms and triggers